



# FC2129 CMOS Low Dropout Voltage ( LDO ) Regulator

## CMOS Low Dropout Voltage Regulator Description

The FC2129 series of positive, linear regulators feature low quiescent current (45µA typ.) with low dropout voltage, making them ideal for battery applications.

Output voltages are set at the factory and trimmed to 1.5% accuracy.

These rugged devices have both Thermal Shutdown, and Current Fold-back to prevent device failure under the "Worst" of operating conditions.

In applications requiring a low noise, regulated supply, place a 1000pF capacitor between Bypass and Ground. The FC2129 is stable with an output capacitance of 4.7µF or greater.



## Features

- Very Low Dropout Voltage
- Guaranteed 1.55A output
- Over-Temperature Shutdown
- Current Limiting
- Highly Accurate ± 1.5%
- Low Temperature Coefficient
- Noise Reduction Bypass Capacitor
- Power-Saving Shutdown Mode

## Applications


- Battery Powered Widgets
- Instrumentation
- Wireless Devices
- PC Peripherals
- Portable Electronics

## Package Dimensions




REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	5.80	6.20	M	0.10	0.25
B	4.80	5.00	H	0.35	0.49
C	3.80	4.00	L	1.35	1.75
D	0°	8°	J	0.375 REF.	
E	0.40	0.90	K	45°	
F	0.19	0.25	G	1.27 TYP.	

## Typical Application Circuit



## Functional Block Diagram





# FC2129 CMOS Low Dropout Voltage ( LDO ) Regulator

## Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Input Max Voltage	V <sub>IN</sub>	8	V
Output Current	I <sub>OUT</sub>	PD/( V <sub>IN</sub> - V <sub>O</sub> )	A
Output Voltage	V <sub>OUT</sub>	1.5~5.0	V
Operating Ambient Temperature	T <sub>opr</sub>	-40 ~ +85	°C
Junction Temperature	T <sub>j</sub>	-40 ~ +125	°C
Maximum Junction Temperature	T <sub>j Max</sub>	150	°C
Thermal Resistance	θ <sub>jc</sub>	20**	°C/W
Internal Power Dissipation(ΔT=100°C)*	PD	2.5	W
EDS Classification		B	

\*Assuming a heat sink capable of twice times (θ<sub>jc</sub>)

\*\*Estimated

## Electrical Characteristics V<sub>IN</sub>=V<sub>OUT</sub>(T)+2V, V<sub>EN</sub>=V<sub>IN</sub>, T<sub>A</sub>=25°C unless otherwise noted

Parameter	Symbol	Condition	Min	Typ	Max	Unit	
Output Voltage	V <sub>OUT</sub> (E) (Note1)	I <sub>O</sub> =1mA	-1.5%	V <sub>OUT</sub> (T) (Note2)	1.5%	V	
Output Current	I <sub>O</sub>	V <sub>OUT</sub> >1.2V	1.55	-	-	A	
Current Limit	I <sub>LIM</sub>	V <sub>OUT</sub> >1.2V	1.55	2.0	-	A	
Load Regulation	REG <sub>LOAD</sub>	I <sub>O</sub> =1mA to 1.5A	-1	0.2	1	%	
Dropout Voltage	V <sub>DROPOUT</sub>	I <sub>O</sub> =1.55A V <sub>O</sub> =V <sub>OUT</sub> (E)-2%	1.5V<V <sub>OUT</sub> (T)≤2.0V	-	-	1000	mV
			2.0V<V <sub>OUT</sub> (T)≤2.8V	-	-	800	
			2.8V<V <sub>OUT</sub> (T)	-	-	600	
Quiescent Current	I <sub>Q</sub>	I <sub>O</sub> =0mA	-	45	70	μA	
Ground Pin Current	I <sub>IGND</sub>	I <sub>O</sub> =1mA~1.5A	-	45	-	μA	
Line Regulation	REG <sub>LINE</sub>	I <sub>O</sub> =1mA V <sub>IN</sub> =V <sub>OUT</sub> (T)+1 to V <sub>OUT</sub> (T)+2	V <sub>OUT</sub> (T)<2.0V	-	-	0.15	%
			2.0V≤V <sub>OUT</sub> (T)	-	0.02	0.1	
Input Voltage	V <sub>IN</sub>		Note3	-	7	V	
Over Temperature Shutdown	OTS		-	150	-	°C	
Over Temperature Hysterisis	OTH		-	30	-	°C	
Output Voltage Temperature Coefficient	TC		-	30	-	ppm/°C	
Power Supply Rejection	PSRR	I <sub>O</sub> =100mA C <sub>O</sub> =4.7μF ceramic	f=1kHz	-	50	-	dB
			f=10kHz	-	20	-	
			f=100kHz	-	15	-	
Power Supply Rejection	PSRR	I <sub>O</sub> =100mA C <sub>O</sub> =4.7μF ceramic C <sub>BYP</sub> =0.01μF	f=1kHz	-	75	-	dB
			F=10kHz	-	55	-	
			f=100kHz	-	30	-	
Output Voltage Noise	e <sub>N</sub>	f=10Hz~100kHz I <sub>O</sub> =10mA, C <sub>BYP</sub> =0μF				μVrms	
Output Voltage Noise	e <sub>N</sub>	f=10Hz~100kHz I <sub>O</sub> =10mA, C <sub>BYP</sub> =0.01μF				μVrms	
EN Input Threshold	V <sub>EH</sub>	V <sub>IN</sub> =2.7V to 7V	2.0	-	V <sub>IN</sub>	V	
	V <sub>EL</sub>	V <sub>IN</sub> =2.7V to 7V	0	-	0.4	V	
EN Input Bias Current	I <sub>EH</sub>	V <sub>EN</sub> =V <sub>IN</sub> , V <sub>IN</sub> =2.7V to 7V	-	-	0.1	μA	
	I <sub>EL</sub>	V <sub>EN</sub> = 0V, V <sub>IN</sub> =2.7V to 7V	-	-	0.5	μA	
Shutdown Supply Current	I <sub>SD</sub>	V <sub>IN</sub> =5.0V, V <sub>O</sub> =0, V <sub>EN</sub> <V <sub>EL</sub>	-	30	-	μA	
		V <sub>IN</sub> =2.5V, V <sub>O</sub> =0, V <sub>EN</sub> <V <sub>EL</sub>	-	0.5	2	μA	



# FC2129 CMOS Low Dropout Voltage ( LDO ) Regulator

Note 1:  $V_{OUT(E)}$  =Effective Output Voltage (i.e. the output voltage when " $V_{OUT(T)} + 2.0V$ " is provided at the VIN pin while maintaining a certain  $I_{OUT}$  value).





2:  $V_{OUT(T)}$  =Specified Output Voltage

3:  $V_{IN(MIN)} = V_{OUT} + V_{DROPOUT}$

## Ordering Information ( contd. )







Part Number	Marking	Output Voltage	Part Number	Marking	Output Voltage
FC2129-15	9B152 XXXX	1.5V	FC2129-18	9B182 XXXX	1.8V
FC2129-25	9B252 XXXX	2.5V	FC2129-33	9B332 XXXX	3.3V
FC2129-47	9B472 XXXX	4.75V	FC2129-50	9B502 XXXX	5.0V

## Characteristics Curve









# FC2129 CMOS Low Dropout Voltage ( LDO ) Regulator





# FC2129 CMOS Low Dropout Voltage ( LDO ) Regulator





## FC2129 CMOS Low Dropout Voltage ( LDO ) Regulator

### Detailed Description

The FC2129 series of CMOS regulators contain a PMOS pass transistor, voltage reference, error amplifier, over-current protection, and thermal shutdown.

The P-channel pass transistor receives data from the error amplifier, over-current shutdown, and thermal protection circuits. During normal operation, the error amplifier compares the output voltage to a precision reference. Over-current and Thermal shutdown circuits become active when the junction temperature exceeds 140°C, or the current exceeds 2.2A. During thermal shutdown, the output voltage remains low. Normal operation is restored when the junction temperature drops below 120°C.

### External Capacitors

The FC2129 is stable with an output capacitance to ground of 4.7μF or greater. Ceramic capacitors have the lowest ESR, and will offer the best AC performance. Conversely, Aluminum Electrolytic capacitors exhibit the highest ESR, resulting in the poorest AC response. Unfortunately, large value ceramic capacitors are comparatively expensive. One option is to parallel a 0.1μF ceramic capacitor with a 10μF Aluminum Electrolytic. The benefit is low ESR, high capacitance, and low overall cost.

A second capacitor is recommended between the input and ground to stabilize  $V_{in}$ . The input capacitor should be at least 0.1μF to have a beneficial effect.

A third capacitor can be connected between the BY-PASS pin and GND. This capacitor can be a low cost Polyester Film variety between the value of 0.001~0.01μF. A large capacitor improves the AC ripple rejection, but also makes the output come up slowly. This “Soft” turn-on is desirable in some applications to limit turn-on surges.

All capacitors should be placed in close proximity to the pins. A “Quiet” ground termination is desirable. This can be achieved with a “Star” connection.

### Enable

When pulled low, the PMOS pass transistor shuts off, and all internal circuits are powered down. In this state, the quiescent current is less than 1μA. This pin behaves much like an electronic switch.

•  
•  
•  
•  
•  
•  
•  
•  
•  
•